Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
G
golang
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
go
golang
Commits
60238e25
Commit
60238e25
authored
Aug 09, 2009
by
Ken Thompson
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
increase from 3 to 11 floating registers
R=rsc OCL=32947 CL=32947
parent
34f76b5d
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
5 deletions
+5
-5
reg.c
src/cmd/6g/reg.c
+4
-4
6.out.h
src/cmd/6l/6.out.h
+1
-1
No files found.
src/cmd/6g/reg.c
View file @
60238e25
...
...
@@ -1439,9 +1439,9 @@ BtoR(int32 b)
/*
* bit reg
* 16 X5
*
17 X6
*
18 X7
* 16 X5
(FREGMIN)
*
...
*
26 X15 (FREGEXT)
*/
int32
FtoB
(
int
f
)
...
...
@@ -1455,7 +1455,7 @@ int
BtoF
(
int32
b
)
{
b
&=
0x
7
0000L
;
b
&=
0x
FF
0000L
;
if
(
b
==
0
)
return
0
;
return
bitno
(
b
)
-
16
+
FREGMIN
;
...
...
src/cmd/6l/6.out.h
View file @
60238e25
...
...
@@ -839,7 +839,7 @@ enum
REGTMP
=
D_DI
,
REGEXT
=
D_R15
,
/* compiler allocates external registers R15 down */
FREGMIN
=
D_X0
+
5
,
/* first register variable */
FREGEXT
=
D_X0
+
7
/* first external register */
FREGEXT
=
D_X0
+
15
/* first external register */
};
/*
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment